#### APPLICATION FOR UNITED STATES LETTERS PATENT

For

# METHODS AND APPARATUSES FOR MANUFACTURING ULTRA THIN DEVICE LAYERS FOR INTEGRATED CIRCUIT DEVICES

Inventors:

Peter Tolchinsky
Irwin Yablok
Chuan Hu
Richard D. Emery

Prepared by:

BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP 12400 Wilshire Boulevard Los Angeles, CA 90025-1026 (408) 720-8300

Attorney's Docket No.: 42P17299

"Express Mail" mailing label number: EV 341064692 US

## METHODS AND APPARATUSES FOR MANUFACTURING ULTRA THIN DEVICE LAYERS FOR INTEGRATED CIRCUIT DEVICES

#### FIELD

Embodiments of the invention relate generally to the field of heat removal from [0001] integrated circuit devices and more specifically to methods and apparatuses for the manufacture of integrated circuit devices providing improved heat dissipation.

#### BACKGROUND

[0002] The trend toward increasing the number of functions of an integrated circuit device (IC device) results in an increase circuit density in the device. With increased circuit density comes an increased processing power (i.e., increased data processing rate and clock speed) for the IC device. As the circuit density and processing power of the IC device increases, so does the amount of heat generated by the IC device. This can have detrimental effects as the reliability and performance of the IC device will decrease with an increase in the amount of heat the IC device is exposed to. It is important, therefore, to have an efficient heat dissipation system for the IC device.

[0003] There are a number of conventional methods of heat dissipation for IC devices including, active methods employing fans, refrigerants, or other recycled coolants, and passive methods such as heat sinks or heat spreaders.

[0004] Figure 1 illustrates an IC device and associated packaging employing an integrated heat spreader IHS for heat dissipation in accordance with the prior art. The IC device and associated packaging 100, shown in Figure 1, includes a substrate 101. IC device wafer 104 having a packaging 103 is coupled to substrate 101 using a plurality of solder bump connections 102. Typically the gap between solder bump connections 102 and the IC device packaging may

be filled with an underfill material (e.g., epoxy), not shown. IHS 105 is thermally coupled to the IC device wafer 104. A thermal interface material, not shown, such as grease or gel may be applied between IC device wafer 104 and the IHS 105 to improve the heat transfer from the IC device to the IHS. Typically the IHS is constructed of a ceramic material or a metal such as aluminum or copper. Although aluminum is less expensive, copper has become the metal of choice for IHSs because of its superior heat transfer characteristics (the thermal conductivity of aluminum is 250 W/m·K, while the thermal conductivity of copper is 295 W/m·K).

Wiable methods of providing heat dissipation in IC devices are becoming more and more complex because the conventional heat dissipation solutions are not effective for contemporary processing requirements. The effort continues to improve the heat dissipation of heat sinks by increasing the thermal conductivity of the material used. It is also possible to increase heat dissipation from device by decreasing the thickness of the IC device wafer. The wafer material, typically silicon, has a much lower thermal conductivity than copper. For example the thermal conductivity of silicon is approximately 120 W/m·K, while the thermal conductivity of copper is 295 W/m·K, as noted above. Therefore, if the thickness of the wafer can be reduced, the heat dissipation capacity of the IC device will be increased.

[0006] The IC device wafer, typically, approximately 775 microns, has a device layer that is typically less than 1 micron in thickness, so there is a substantial room to reduce the thickness of the IC device wafer. The reduced-thickness IC device wafer is then attached to the heat sink. Less silicon between the device layer and the heat sink increases the thermal conductivity, and hence the heat dissipation capacity, of the IC device heat dissipation system. Efforts have been made to reduce the thickness of the IC device wafer by polishing and/or grinding the wafer. However, these processes are time consuming and costly. Moreover, in substantially reducing

Patent Application 2 of 18 42P17299

the thickness, the IC device wafer is rendered difficult to handle and process due to how thin the wafer is thereby adding to the manufacturing cost and complexity.

### BRIEF DESCRIPTION OF THE DRAWINGS

[0007] The invention may be best understood by referring to the following description and accompanying drawings that are used to illustrate embodiments of the invention. In the drawings:

[0008] Figure 1 illustrates an IC device and associated packaging employing an IHS for heat dissipation in accordance with the prior art;

[0009] Figure 2 illustrates a process for producing an IC device having a reduced-thickness device layer in accordance with one embodiment of the invention;

[0010] Figure 3A illustrates a silicon on porous silicon (Si/pSi) wafer created as described at operation 205 of Figure 2;

[0011] Figure 3B illustrates the Si/pSi wafer of Figure 3A subsequent to the processing of operation 210 and the support layer bonding of operation 215;

[0012] Figure 3C illustrates the Si/pSi wafer of Figure 3B subsequent to splitting the Si/pSi wafer through the porous silicon layer at operation 220;

[0013] Figure 4 illustrates a process for producing a silicon on insulator on porous silicon (Si/I/pSi) wafer in accordance with one embodiment of the invention;

[0014] Figures 5A – 5F illustrate the intermediate wafer structures produced during the production of a Si/I/pSi wafer in accordance with one embodiment of the invention; and

4 of 18

[0015] Figure 6 illustrates an IC device and associated packaging employing an IHS for heat dissipation in accordance with one embodiment of the invention.

#### **DETAILED DESCRIPTION**

[0016] Embodiments of the invention provide methods and apparatuses for manufacturing IC devices having substantially reduced device wafer thickness. For one embodiment a layered wafer is created having silicon substrate with a layer of porous silicon on the silicon substrate and a layer of silicon on the layer of porous silicon. After device manufacturing, a temporary support is bonded to the device layer. The uppermost silicon layer is then separated from the silicon substrate by splitting the porous silicon layer. The porous silicon layer and temporary support are then removed and packaging is completed.

[0017] In alternative embodiments, the layered silicon substrate includes an insulator layer on a layer of porous silicon and a silicon layer on the insulator layer.

[0018] In accordance with various embodiments, the invention provides highly reliable, low cost methods and apparatuses for producing reduced-thickness IC device wafers to substantially increase thermal conductivity between the device layer of an IC device and a heat sink.

[0019] In the following description, numerous specific details are set forth. However, it is understood that embodiments of the invention may be practiced without these specific details. In other instances, well-known circuits, structures and techniques have not been shown in detail in order not to obscure the understanding of this description.

[0020] Reference throughout the specification to "one embodiment" or "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, the appearance of the phrases "in one embodiment" or "in an embodiment" in various places throughout the specification are not necessarily all referring to the same embodiment.

Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.

[0021] Moreover, inventive aspects lie in less than all features of a single disclosed embodiment. Thus, the claims following the Detailed Description are hereby expressly incorporated into this Detailed Description, with each claim standing on its own as a separate embodiment of this invention.

[0022] Figure 2 illustrates a process for producing an IC device having a reduced-thickness device layer in accordance with one embodiment of the invention. Process 200, shown in Figure 2, begins at operation 205 in which a multi-layered silicon wafer is created having a silicon substrate with a porous silicon layer atop the silicon substrate and a silicon layer atop the porous silicon layer. This wafer will be referred to as a silicon on porous silicon (Si/pSi) wafer.

[0023] Figure 3A illustrates a Si/pSi wafer created as described at operation 205 of Figure 2, above. Si/pSi wafer 300A, shown in Figure 3A, includes a silicon substrate 301, a porous silicon layer 302, and a silicon layer 303. For one embodiment the Si/pSi wafer 300 is approximately 775 microns thick. For one embodiment the silicon layer is in the range of approximately 10 – 50 microns thick. For one embodiment, the Si/pSi wafer of Figure 3A is created by starting with a single crystal wafer and using an anodization process to form a porous silicon layer on the surface of the single crystal wafer. For one embodiment, the anodization is effected by dissolving a bulk silicon wafer in an electromechanical cell containing a hydrogen fluoride solution. In one embodiment, a variable density porous silicon layer is formed with a lower density on the top of the porous silicon layer and a higher density on the bottom of the porous silicon layer. In one embodiment the top of the porous silicon layer is treated (healed) and an

epitaxial layer is deposited. During initial stage of the deposition process some pores are filled with silicon.

[0024] Referring again to Figure 2, at operation 210 the Si/pSi wafer is processed through a conventional front-end/back-end device manufacturing flow. During this processing, the device layer for the IC device is formed in the silicon layer (i.e., silicon layer 303 of Figure 3). For one embodiment the device layer is approximately 1 micron or less in thickness.

[0025] At operation 215 a temporary support layer is bonded to the device layer of the Si/pSi wafer. For one embodiment the temporary support layer is plastic and the bonding is effected using a conventional adhesive.

[0026] Figure 3B illustrates the Si/pSi wafer of Figure 3A subsequent to the processing of operation 210 and the support layer bonding of operation 215. Si/pSi wafer 300B, shown in Figure 3B, has silicon substrate 301, porous silicon layer 302, silicon layer 303, on which a device layer 304 has been formed, and support layer 305 bonded to the device layer 304.

[0027] Referring once again to Figure 2, at operation 220 the porous silicon layer of the Si/pSi wafer is split thereby separating the silicon substrate from the device layer. For one embodiment the Si/pSi wafer is split using conventional water-jet techniques as known in the art. In alternative embodiments, any of various wafer-splitting techniques may be employed for splitting the Si/pSi wafer. The support layer provides the support to allow handling and splitting of the Si/pSi wafer.

[0028] Figure 3C illustrates the Si/pSi wafer of Figure 3B subsequent to splitting the Si/pSi wafer through the porous silicon layer at operation 220. Si/pSi wafer 300C, shown in Figure 3C, has a silicon substrate 301 with a portion 302-1 of porous silicon layer 302 attached. The remaining portion 302-2 of porous silicon layer 302 is attached to the silicon layer 303. Silicon

layer 303 has device layer 304 formed thereon and support layer 305 bonded to device layer 304. The support layer 305 provides support for the relatively thin silicon layer 303 having device layer 304 formed thereon. This support allows the silicon layer 303 to be handled and processed.

Referring once again to Figure 2, at operation 225 the portion 302-2 of porous silicon [0029] layer 302 attached to the silicon layer 303 is removed, as is the support layer 305 bonded to device layer 304.

At operation 230 standard IC device packaging is completed. The IC device is [0030] singulated (divided into individual die) and the device layer is bonded to a conventional IHS.

As discussed above a Si/pSi wafer is used in accordance with one embodiment of the [0031] invention. In accordance with an alternative embodiment a silicon-on-insulator-on-poroussilicon (Si/I/pSi) wafer is used.

[0032] Figure 4 illustrates a process for producing a Si/I/pSi wafer in accordance with one embodiment of the invention. Process 400, shown in Figure 4, begins at operation 405 in which a porous silicon layer is formed upon a single crystal wafer. For one embodiment an anodization process is used to form the porous silicon layer on the surface of the single crystal wafer. For one embodiment, the anodization is effected by dissolving a bulk silicon wafer in an electromechanical cell containing a hydrogen fluoride solution. In one embodiment, a variable density porous silicon layer is formed with a lower density on the top of the porous silicon layer and a higher density on the bottom of the porous silicon layer.

[0033] At operation 410 a polysilicon layer is deposited upon the porous silicon layer and planarized through a conventional planarization process (e.g., CMP).

[0034] At operation 415 a donor wafer is prepared using a process in which a donor wafer is implanted with  $H_2$  to form an  $H_2$ -implanted layer within the donor wafer leaving a surface silicon layer, and an insulator layer (e.g., a oxide layer) is deposited thereon.

[0035] At operation 420 the oxide layer on the donor wafer is bonded to the planarized polysilicon layer on the single crystal wafer. At operation 425 the bonded device is split through the H2 implanted layer leaving a portion of the surface silicon layer disposed upon the insulator layer forming a silicon layer of the Si/I/pSi wafer. The Si/I/pSi wafer thus produced having a silicon substrate with a porous silicon layer atop the silicon substrate, an insulator layer atop the porous silicon layer, and a silicon layer atop the insulator layer.

[0036] Figures 5A – 5F illustrate the intermediate wafer structures produced during the production of a Si/I/pSi wafer in accordance with one embodiment of the invention.

[0037] Figure 5A illustrates the single crystal wafer 501 with a porous silicon layer 502 formed thereon.

[0038] Figure 5B illustrates the addition of a polysilicon layer 503 that has been deposited upon the porous silicon layer 502 formed upon the single crystal layer 501. As described above the polysilicon layer is planarized subsequent to deposition.

[0039] Figure 5C illustrates a donor wafer 507 having an H<sub>2</sub>-implanted layer 506 formed within and a surface silicon layer 505 above the H<sub>2</sub>-implanted layer 506.

[0040] Figure 5D illustrates the addition of an insulator layer 504 that has been deposited upon the surface silicon layer 505 of the donor wafer 507, illustrated in Figure 5C.

[0041] Figure 5E illustrates the bonding of insulator layer 504 deposited upon donor wafer 507, illustrated in Figure 5D to the polysilicon layer 503 deposited upon the porous silicon layer 502 formed on the single crystal wafer, illustrated in Figure 5B.

Figure 5F illustrates the Si/I/pSi wafer formed by splitting the bonded pair illustrated in Figure 5E through the H2 implanted layer 506 in donor wafer 507 leaving a portion of the silicon layer disposed upon the insulator layer to form the silicon layer of the Si/I/pSi wafer.

For one embodiment the Si/I/pSi wafer illustrated in Figure 5E is used to produce a [0042] reduced-thickness device layer in accordance with one embodiment of the invention by implementing operations 210 – 230 of process 200, described above in reference to Figure 2, using the Si/I/pSi wafer in place of the Si/pSi wafer.

#### **GENERAL MATTERS**

In accordance with various embodiments, the invention provides highly reliable, low [0043] cost methods and apparatuses for producing reduced-thickness IC device wafers to substantially increase thermal conductivity between the device layer of an IC device and a heat sink.

[0044] Embodiments of the invention include various operations. Many of the methods are described in their most basic form, but operations can be added to or deleted from any of the methods without departing from the basic scope of the invention. For example, in reference to operation 225 of process 200, described above in reference to Figure 2, depending on where the porous silicon layer is split, some or all of the portion of the porous silicon layer attached to the silicon layer need not be removed.

Figure 6 illustrates an IC device and associated packaging employing an IHS for heat [0045] dissipation in accordance with one embodiment of the invention. The IC device and associated packaging 600, shown in Figure 6, includes a substrate 601. IC device wafer 604 is bonded to packaging 603 which is coupled to substrate 601 using a plurality of solder bump connections 602. IHS 605 is thermally coupled to the IC device wafer 604. In accordance with one embodiment the IC device wafer 604 is approximately 10-50 microns thick as opposed to a

thickness of approximately 775 microns in prior art devices. The reduced thickness of silicon between the device layer and the heat sink provides for greater heat dissipation.

While the invention has been described in terms of several embodiments, those [0046] skilled in the art will recognize that the invention is not limited to the embodiments described, but can be practiced with modification and alteration within the spirit and scope of the appended claims. The description is thus to be regarded as illustrative instead of limiting.

Patent Application 11 of 18